RTL design structure for effective and efficient synthesis implementation
Derive timing constraints from design spec, review and validate with respective designer/architect for signoff
Design-For-Test (DFT) implementation, covering basic scan insertion, compression, LOC/LOS, RAMBIST all the way to advanced handling for performance/schedule/coverage trade-off
...