- Singapore
AUREXIS TECH PTE. LTD. Hiring! Full Time Sr - MTS SoC Platform Quality Engineer (ATE Test) in , Earn up to SGD 9,500 - Ricebowl
Share
Save
Working Location
Job Description
Responsibilities
Responsibilities
Lead or contribute to component debug for customer-return and manufacturing-test failures using production ATE and electrical characterization methods.
Debug and optimize ATE test programs, test methods, test limits, levels, timings and production test flows.
Analyze ATE datalogs, failure signatures, shmoo results and characterization data to isolate silicon, design, test, process or application-related causes.
Develop and execute electrical experiments and characterization plans to validate hypotheses.
Drive root-cause investigations, containment, corrective actions and recurrence prevention.
Develop automation, data-analysis and diagnostic tools using Python, C/C++, Tcl, Perl or Unix shell scripting.
Prepare clear technical reports and communicate conclusions, risk and recommended actions to engineering and management stakeholders.
Lead cross-functional technical projects appropriate to the assigned job level and mentor engineers in ATE debug and failure-analysis methods.
Requirements:
Degree in Electrical, Electronics or Computer Engineering or equivalent with 3 or more years of relevant experience
Experience in ATE debug for x86, CPU, SoC or other complex digital semiconductor products.
Strong understanding of VERIGY 93K based test-program architecture, development and execution.
Experience debugging test programs, test methods, patterns, vectors, functional failures, parametric failures and limit-related issues.
Experience interpreting tester datalogs, design and run DOE for failure-signature analysis.
Working knowledge of DFT concepts including ATPG scan, scan compression, logic diagnosis, memory BIST and JTAG/boundary scan.
Debug of high-speed interfaces such as PCIe, DDR, USB, SATA or Ethernet using ATE-based methods.
Strong knowledge of digital logic, circuit analysis, CMOS fundamentals, semiconductor device behavior and electrical failure mechanisms is highly desirable.
Proficiency in at least one relevant language: Python, C/C++, Tcl, Perl, Verilog, VHDL or Unix shell.
Working knowledge of Linux and structured engineering data analysis.
Experience integrating AI agents into daily workflows is highly desirable.
We invite qualified candidates to apply online or email their CVs to *************
Lead or contribute to component debug for customer-return and manufacturing-test failures using production ATE and electrical characterization methods.
Debug and optimize ATE test programs, test methods, test limits, levels, timings and production test flows.
Analyze ATE datalogs, failure signatures, shmoo results and characterization data to isolate silicon, design, test, process or application-related causes.
Develop and execute electrical experiments and characterization plans to validate hypotheses.
Drive root-cause investigations, containment, corrective actions and recurrence prevention.
Develop automation, data-analysis and diagnostic tools using Python, C/C++, Tcl, Perl or Unix shell scripting.
Prepare clear technical reports and communicate conclusions, risk and recommended actions to engineering and management stakeholders.
Lead cross-functional technical projects appropriate to the assigned job level and mentor engineers in ATE debug and failure-analysis methods.
Requirements:
Degree in Electrical, Electronics or Computer Engineering or equivalent with 3 or more years of relevant experience
Experience in ATE debug for x86, CPU, SoC or other complex digital semiconductor products.
Strong understanding of VERIGY 93K based test-program architecture, development and execution.
Experience debugging test programs, test methods, patterns, vectors, functional failures, parametric failures and limit-related issues.
Experience interpreting tester datalogs, design and run DOE for failure-signature analysis.
Working knowledge of DFT concepts including ATPG scan, scan compression, logic diagnosis, memory BIST and JTAG/boundary scan.
Debug of high-speed interfaces such as PCIe, DDR, USB, SATA or Ethernet using ATE-based methods.
Strong knowledge of digital logic, circuit analysis, CMOS fundamentals, semiconductor device behavior and electrical failure mechanisms is highly desirable.
Proficiency in at least one relevant language: Python, C/C++, Tcl, Perl, Verilog, VHDL or Unix shell.
Working knowledge of Linux and structured engineering data analysis.
Experience integrating AI agents into daily workflows is highly desirable.
We invite qualified candidates to apply online or email their CVs to *************
Important Information
Never provide your bank or credit card details when applying for jobs. Do not transfer any money or complete unrelated online surveys. If you see something suspicious, Report this Job ad.
Learn More