全职 Senior Validation engineer 工作, 薪水 up to SGD 10,200, SVENTL ASIA PACIFIC PTE. LTD. Central Region (Singapore) 公司招聘中

Senior Validation engineer

Downtown Core, Central Region (Singapore)

保存

工作地点

职位描述

岗位职责

Responsibilities/Job Scope:

Pre-silicon verification and post-silicon system validation
Test case and test automation scripts development and test plan execution
Debug system (hardware, software and firmware), provide expert support to internal as well as external customer
Silicon characterization and failure analysis
Booting and other source code development
Interoperability Testing (IOP), debugging and propose solutions
Requires interfaces with Architecture, Design, and Pre-silicon Validation teams in improving post-silicon test content and providing feedback for future on-die debug features

Qualifications and Experience:

Bachelor’s degree and above of computer science or electronic and electric engineering or embedded system
Minimum three years’ experience of hardware, firmware development and system verification in consumer/electronics products
Familiar with system board design/debugging and usage of lab equipment like Oscilloscope and Logic analyzer
Experience of silicon verification and test plan execution
Understand Ethernet GPHY, Ethernet Switch/PCI/USB/PCI-E/ /SGMII/SPI bus protocol
Experience of C/C++ and Python Programming language
Knowledge of physical layer components such ADC, DAC, AGC, DSP, filtering, line driver, differential signals
System Debug tools JTAG, EJTAG. Knowledge of Spirent Test center and scripting
Team player, very proactive and self-motivated

重要安全守则

申请工作时，切勿提供您的银行或信用卡详细资料。不要转账或完成无关的在线调查问卷。如果您发现可疑内容，请举报此招聘广告。

了解更多

现在申请