工作搜索
公司简介
上载履历
职场资讯
工资水平
职场工具
部落格
讨论区
靠近LRT/MRT的工作
职业探索
雇主专用 - 发布职位
注册为雇主
登录 & 刊登招聘广告*
产品
免费刊登招聘广告*
联系我们
中文
English
中文
登入
注册
全职 (Sr.-Staff) ISP RTL Design Engineer 工作, 薪水, OMNIVISION 公司招聘中 - Ricebowl
(Sr.-Staff) ISP RTL Design Engineer
OMNIVISION
举报此职位
Undisclosed
全职
Singapore
分享
保存
现在申请
工作地点
Singapore
职位描述
岗位职责
Description
Responsibilities:
Responsible for implementing ISP Algorithm into HW using Verilog, SystemVerilog and/or SystemC (High Level Synthesis)
Define ISP HW Architecture based on product features and performance requirements, also with gate count and power estimation
Verify Logic at ISP level and Digital System level
Optimize Design for less gate count and low power consumption
Drive ISP Design activities in close collaboration with ISP Algorithm Team
Requirements
Minimum MSEE, or BSEE, or equivalent, plus 3+ years of Digital Design and verification related experience
Experience / knowledge in CMOS Image Sensor and image signal processing (ISP)
Experience / knowledge in System C/C++, System Verilog, and Catapult HLS tool.
Strong debugging and problem-solving skills
Good communication and interpersonal skills
Result oriented and adaptable to changes
重要安全守则
申请工作时,切勿提供您的银行或信用卡详细资料。不要转账或完成无关的在线调查问卷。如果您发现可疑内容,请举报此招聘广告。
举报此工作
了解更多
现在申请
分享
保存
现在申请