- Clementi West Region (Singapore) Singapore
全职 GPU Digital Frontend Design Engineer 工作, 薪水 up to SGD 10,000, RICORE TECHNOLOGY PTE. LTD. West Region (Singapore) 公司招聘中 - Ricebowl
GPU Digital Frontend Design Engineer
RICORE TECHNOLOGY PTE. LTD.
分享
保存
工作地点
职位描述
岗位职责
Job Responsibilities
Responsible for requirement analysis, GPU microarchitecture definition, specification drafting and module interface design for high-performance GPU/AI accelerator chips.
Conduct RTL design and PPA optimization for GPU key modules including SIMD Core, Tensor Core, scheduling system, on-chip memory and interconnect network.
Develop synthesizable Verilog/SystemVerilog code and optimize timing, area and power consumption.
Collaborate with verification team on UVM verification plan, environment setup and debug.
Work with algorithm and software teams for operator performance analysis and architecture optimization.
Support logic synthesis, STA, low-power design, physical design co-optimization, FPGA prototyping and post-silicon debug.
Job Requirements
Master’s degree or above in Microelectronics, Electronic Engineering, Computer Science or related fields.
2+ years digital IC frontend design experience; GPU / AI accelerator chip project experience is highly preferred.
Proficient in Verilog/System Verilog; familiar with Python / Tcl / Perl scripting.
Solid understanding of GPU/SoC architecture and low-power design methodology.
Hands-on experience with IC frontend flow and EDA tools: DC, PT, Verdi, Spyglass, LEC.
Responsible for requirement analysis, GPU microarchitecture definition, specification drafting and module interface design for high-performance GPU/AI accelerator chips.
Conduct RTL design and PPA optimization for GPU key modules including SIMD Core, Tensor Core, scheduling system, on-chip memory and interconnect network.
Develop synthesizable Verilog/SystemVerilog code and optimize timing, area and power consumption.
Collaborate with verification team on UVM verification plan, environment setup and debug.
Work with algorithm and software teams for operator performance analysis and architecture optimization.
Support logic synthesis, STA, low-power design, physical design co-optimization, FPGA prototyping and post-silicon debug.
Job Requirements
Master’s degree or above in Microelectronics, Electronic Engineering, Computer Science or related fields.
2+ years digital IC frontend design experience; GPU / AI accelerator chip project experience is highly preferred.
Proficient in Verilog/System Verilog; familiar with Python / Tcl / Perl scripting.
Solid understanding of GPU/SoC architecture and low-power design methodology.
Hands-on experience with IC frontend flow and EDA tools: DC, PT, Verdi, Spyglass, LEC.
重要安全守则
申请工作时，切勿提供您的银行或信用卡详细资料。不要转账或完成无关的在线调查问卷。如果您发现可疑内容，请举报此招聘广告。
了解更多