jobs in UST

全职 FPGA Validation - Image Build Engineer 工作, 薪水, UST Pulau Pinang 公司招聘中 - Ricebowl

FPGA Validation - Image Build Engineer

UST

Undisclosed
分享
保存

工作地点

  • Pulau Pinang Malaysia

职位描述

岗位职责

Job Summary

We are seeking an FPGA Validation & Image Build Engineer to support FPGA-based pre-silicon validation activities. The engineer will be responsible for FPGA image generation, IP validation, regression execution, build automation, issue debugging, and validation infrastructure support. The role requires close collaboration with RTL, verification, firmware, and platform teams to ensure successful validation of FPGA prototypes and IP functionality before silicon deployment.

Key Responsibilities

  • Develop, generate, and maintain FPGA images for validation platforms.
  • Perform FPGA IP validation and functional verification activities.
  • Execute validation test plans, regression suites, and debug failures.
  • Support FPGA bring-up, image integration, and platform enablement.
  • Analyze build failures, validation issues, and root-cause problems.
  • Automate build and validation workflows using scripting languages.
  • Work with design and verification teams to resolve RTL, firmware, and integration issues.
  • Maintain validation documentation, test reports, and debug logs.
  • Support continuous integration and automated regression environments.
  • Track, reproduce, and verify fixes for reported defects.


Required Skills

Mandatory

  • Experience in FPGA validation, FPGA prototyping, or pre-silicon validation.
  • Hands-on experience with FPGA image generation/build flows.
  • Good understanding of digital design concepts and SoC/IP architecture.
  • Familiarity with FPGA platforms such as Agilex, Stratix, Arria, or Xilinx devices.
  • Experience with scripting languages such as Python, TCL, Bash, or Perl.
  • Good debugging and problem-solving skills.
  • Experience with Git or similar version control systems.
  • Exposure to Linux development environments.

Preferred

  • Experience with Quartus, Vivado, ModelSim, QuestaSim, or similar FPGA tools.
  • Knowledge of PCIe, DDR, Ethernet, UART, SPI, I2C, or other standard interfaces.
  • Experience with regression frameworks and CI/CD environments.
  • Understanding of validation methodologies and test automation.
  • Exposure to silicon bring-up or post-silicon validation activities.

Education

  • Bachelor's or Master's degree in Electronics Engineering, Electrical Engineering, Computer Engineering, or related disciplines.


重要安全守则

申请工作时,切勿提供您的银行或信用卡详细资料。不要转账或完成无关的在线调查问卷。如果您发现可疑内容,请举报此招聘广告。

了解更多