jobs in OMNIVISION

全职 (Sr.) ISP RTL Design Manager 工作, 薪水, OMNIVISION 公司招聘中 - Ricebowl

(Sr.) ISP RTL Design Manager

OMNIVISION

全职

Singapore

分享
保存

工作地点

  • Singapore

职位描述

岗位职责

Description

Responsibilities:

  • Responsible for implementing ISP Algorithm into HW using Verilog, SystemVerilog and/or SystemC (High Level Synthesis)
  • Define ISP HW Architecture based on product features and performance requirements, also with gate count and power estimation
  • Verify Logic at ISP level and Digital System level
  • Optimize Design for less gate count and low power consumption
  • Drive ISP Design activities in close collaboration with ISP Algorithm Team, ISP Design leaders in other sites, and Digital System Design Team
  • Leading, supervising and mentoring a team of RTL design engineers

Requirements

  • Minimum MSEE, or BSEE, or equivalent, plus 7+ years of Digital Design and verification related experience
  • 3+ years project management / people management experience / skill
  • Experience / knowledge in CMOS Image Sensor and image signal processing (ISP)
  • Experience / knowledge in System C/C++, System Verilog, and Catapult HLS tool.
  • Ability to lead teams and collaborate effectively with people in different functions
  • Excellent time management skills to ensure timely completion of deliverables
  • Good communication and interpersonal skills
  • Result oriented and adaptable to changes

重要安全守则

申请工作时，切勿提供您的银行或信用卡详细资料。不要转账或完成无关的在线调查问卷。如果您发现可疑内容，请举报此招聘广告。

了解更多