jobs in CURIOUS TEK PTE. LTD.

全职 RTL Designer 工作, 薪水 up to SGD 8,000, CURIOUS TEK PTE. LTD. Southeast (Singapore) 公司招聘中 - Ricebowl

RTL Designer

CURIOUS TEK PTE. LTD.

Geylang, Southeast (Singapore)

分享
保存

工作地点

  • Geylang Southeast (Singapore) Singapore

职位描述

岗位职责

Job Responsibilities:
Perform IC design development of SerDes IP products

Perform Logic Synthesis, Static Timing Analysis

Lead DFT related activities - Scan Insertion, ATPG, Pattern Validation

Work with Physical designer and RTL designer to achieve timing closure

Work with test team in debugging production test issues

Help debug & correct any functional issues found in taped-out devices

Participate in design reviews, support ISO processes and documentation

Work closely with customer’s Systems and Software engineers on FPGA verification

Requirements:
Degree/Master in Electrical Electronic Engineering

5 years or above experience in the area of digital IC design

Working experience from design to tape-out are essential

Experience in Verilog HDL and VHDL RTL design, Logic Synthesis, DFT, ATPG, Timing Closure

Experience in using EDA tools from Cadence, Synopsys

Knowledge and working experience in one or more of the following:

1. Digital and mixed-signal design

2. USB interface products

3. Graphics processor and driver products

4. Knowledge in connectivity technology such as USB, PCIe, MIPI, SPI, I2C

  • Strong Communication skills, high level of independence, self-motivation, and a good team player.

重要安全守则

申请工作时,切勿提供您的银行或信用卡详细资料。不要转账或完成无关的在线调查问卷。如果您发现可疑内容,请举报此招聘广告。

了解更多