- Pulau Pinang Malaysia
工作地点
职位描述
岗位职责
Hiring: USB Design Verification Engineer (UVM / ASIC / SoC)
We are looking for experienced Design Verification Engineers to join an exciting ASIC/SoC verification project focused on next-generation USB technologies.
This role is ideal for engineers with strong pre-silicon verification experience who enjoy working on high-speed protocols, complex verification environments, and advanced SoC designs.
Key Responsibilities
• Develop and enhance UVM-based verification environments for ASIC/SoC designs
• Create and execute block-level and chip-level verification test plans
• Develop sequences, assertions (SVA), functional coverage, and regression tests
• Perform coverage analysis, debugging, and regression cleanup
• Work closely with design and architecture teams to improve verification quality and accelerate product time-to-market
• Participate in USB-IF compliance verification and protocol validation
• Contribute to verification environment porting and integration for new designs
Required Qualifications
• Strong hands-on experience in pre-silicon verification using UVM
• Solid understanding of ASIC/SoC design and verification flow
• Strong coding skills in Verilog/SystemVerilog
• Experience with:
Preferred Technical Expertise
• Experience with USB 3.0 / 3.1 / 3.2 / USB4 protocols
• Knowledge of USB device and host controller architectures
• Familiarity with USB protocol analyzers and debugging tools
• Experience with Synopsys VC VIP or other industry-standard verification IPs
• Hands-on experience with traffic generators/checkers and protocol validation tools
• Exposure to oscilloscope-based signal validation is a plus
• Experience with PCIe or other high-speed protocols is advantageous
Education
Bachelor’s or Master’s degree in Electrical Engineering, Microelectronics, Computer Engineering, or related fields.
重要安全守则
申请工作时,切勿提供您的银行或信用卡详细资料。不要转账或完成无关的在线调查问卷。如果您发现可疑内容,请举报此招聘广告。