jobs in XILINX ASIA PACIFIC PTE. LTD.

全职 Silicon Design Engineer - RTL Integration 工作, 薪水 up to SGD 4,000, XILINX ASIA PACIFIC PTE. LTD. Islandwide (Singapore) 公司招聘中 - Ricebowl

Silicon Design Engineer - RTL Integration

XILINX ASIA PACIFIC PTE. LTD.

SGD4,000 - SGD4,000 每月

Islandwide (Singapore)

分享
保存

工作地点

  • Islandwide (Singapore) Singapore

职位描述

岗位职责

THE ROLE:

The role involves integrating RTL components from different design teams into AMD's next generation FPGA and programmable SOC products; building Full-Chip RTL connectivity models; verifying Full-Chip models match architectural intent; and developing custom tools and methodologies to improve development efficiency and quality.

THE PERSON:

We are looking for a highly qualified and driven RTL digital design engineer to join our FPGA Product Development (FPD) Silicon Integration team. The candidate should have a passion for modern, complex processor architecture, digital design, and verification in general. The candidate must be a team player who has excellent communication skills and experience collaborating with team members and other engineers across globally diverse regions. The candidate must also have strong analytical and problem-solving skills; be willing to learn and ready to take on problems; and is a self-starter able to work on his/her own as well as within a team.

KEY RESPONSIBILITIES:

  • Develop Full-Chip SoC RTL
  • Write Full-Chip Design Specification documents
  • Work with IP development teams to integrate IP components
  • Work across Architecture, Software, and Verification teams to assure Full-Chip SoC RTL quality
  • Run lint and other static verification tools

PREFERRED EXPERIENCE:

  • Experience or familiarity using FPGAs
  • Deep understanding of complex FPGA and SoC architectures
  • Proven experience in ASIC design flow execution
  • Proficient in RTL and behavioral coding in Verilog/SystemVerilog HDL
  • Familiarity with CAD tools such as VCS, Verdi, Design Compiler, Primetime, Spyglass,
    Lint, Conformal, CDC/RDC tools, etc.
  • Familiarity in timing constraints for synthesis and STA at SoC level
  • Familiarity in Unix/Linux computing environment and scripting languages such as Shell
    Scripts, Perl, and/or Python
  • Familiarity with Revision Control software such as Perforce

ACADEMIC CREDENTIALS:

  • Bachelors or Masters degree in Electrical Engineering / Computer Engineering

重要安全守则

申请工作时,切勿提供您的银行或信用卡详细资料。不要转账或完成无关的在线调查问卷。如果您发现可疑内容,请举报此招聘广告。

了解更多