jobs in Ayar Labs

全职 IC Package Layout Design Engineer (Contract) 工作, 薪水, Ayar Labs 新竹市, 台灣 公司招聘中 - Ricebowl

IC Package Layout Design Engineer (Contract)

Ayar Labs

Undisclosed

全职

新竹市, 台灣

分享
保存

工作地点

  • 新竹市, 台灣 台灣

职位描述

岗位职责

IC Package Layout Design Engineer
Location: Taiwan
Job Type: 1 Year Contract
Team: Packaging Engineering – Ayar Labs
About Ayar Labs
Ayar Labs is pioneering the future of computing with our optical I/O technology, enabling dramatically higher bandwidth, lower latency, and improved power efficiency compared to traditional electrical interconnects. Our innovations in silicon photonics and advanced packaging are redefining system architectures for AI, HPC, cloud, and defense applications.
We are seeking a talented IC Package Layout Design Engineer to join our packaging team. This engineer will be responsible for developing advanced package layouts for electro-optical ICs while ensuring high performance, manufacturability, and reliability.
Responsibilities
  • Own and execute package substrate layout design for flip-chip, 2.5D/3D, and heterogeneous integration packages.
  • Define and optimize ball map, stack-up, power/ground distribution, and high-speed signal routing.
  • Work closely with silicon, optical, and system design teams to translate requirements into robust layout implementations.
  • Support signal integrity (SI) and power integrity (PI) analysis through accurate layout modeling and extraction.
  • Perform DRC, LVS, and ERC checks to ensure design quality and manufacturability.
  • Collaborate with OSATs, foundries, and EDA vendors to ensure design for manufacturability (DFM) and yield optimization.
  • Maintain package design libraries, flows, and documentation.
  • Contribute to the development of new packaging approaches to enable optical I/O integration at scale.
Qualifications
Required:
  • B.S. or M.S. in Electrical Engineering, or related field.
  • 5+ years of experience in IC package layout and substrate design.
  • Proficiency with industry-standard EDA tools (Cadence Allegro Package Designer, or equivalent).
  • Solid understanding of high-speed interconnects, power delivery, and signal integrity.
  • Experience with substrate stack-up definition, routing constraints, and package reliability requirements.
  • Strong problem-solving and cross-functional collaboration skills.
Preferred:
  • Experience in heterogeneous integration, chiplet architectures, or silicon photonics packaging.
  • Familiarity with optical/electrical co-design challenges.
  • Knowledge of thermal and mechanical reliability considerations in advanced packaging.
  • Experience collaborating with OSATs and foundries on complex package substrates.

重要安全守则

申请工作时，切勿提供您的银行或信用卡详细资料。不要转账或完成无关的在线调查问卷。如果您发现可疑内容，请举报此招聘广告。

了解更多